Unverified Commit 9e708797 authored by Weijia Wang's avatar Weijia Wang Committed by GitHub
Browse files

Update Uhdm, Surelog, Synlig (#378939)

parents 272951e9 13b7493c
Loading
Loading
Loading
Loading
+3 −3
Original line number Diff line number Diff line
@@ -17,14 +17,14 @@

stdenv.mkDerivation (finalAttrs: {
  pname = "surelog";
  version = "1.84-unstable-2024-11-09";
  version = "1.84-unstable-2024-12-06";

  src = fetchFromGitHub {
    owner = "chipsalliance";
    repo = "surelog";
    # Once we're back on a stable tag, use "v$(finalAttrs.version}" below.
    rev = "da88163a02dbc16f1af3514f281b93941d371ad9";
    hash = "sha256-TIwXIMcDImZjCIiXwvT2MhukArgrWCgOf2AOvkG/55g=";
    rev = "298a9cddc672cce7f25ec352f9f8f36f5b23aa4e";
    hash = "sha256-Qv4dosj2dwakNCcvu483ZMuw+LlYs4fhZTULszERLSI=";
    fetchSubmodules = false; # we use all dependencies from nix
  };

+3 −3
Original line number Diff line number Diff line
@@ -11,14 +11,14 @@
stdenv.mkDerivation (finalAttrs: {
  pname = "UHDM";
  # When updating this package, also consider updating science/logic/surelog
  version = "1.84-unstable-2024-10-06";
  version = "1.84-unstable-2024-11-12";

  src = fetchFromGitHub {
    owner = "chipsalliance";
    repo = "UHDM";
    # After we're back on a stable tag, use v${finalAttrs.version}
    rev = "857f68de3ce5b6f919f3a0f489c93072751b1578";
    hash = "sha256-qHcRncsvMiSJji+JLOlfQ87+pfKg+zvlqMTXKpImvTM=";
    rev = "7d90dd0e68759775d0c86885d991925096b5b496";
    hash = "sha256-msdtBAlOXwYJd0HhWmVo8oMJ6h8OUmy0ILxV1MV52PE=";
    fetchSubmodules = false; # we use all dependencies from nix
  };

+1 −1
Original line number Diff line number Diff line
@@ -15,7 +15,7 @@ stdenv.mkDerivation (finalAttrs: {
  plugin = "synlig";

  # The module has automatic regular releases, with date + short git hash
  GIT_VERSION = "2024-11-29-10efd31";
  GIT_VERSION = "2024-12-10-2d838ed";

  # Derive our package version from GIT_VERSION, remove hash, just keep date.
  version = builtins.concatStringsSep "-" (