Unverified Commit 35993e45 authored by Wolfgang Walther's avatar Wolfgang Walther Committed by GitHub
Browse files

sail-riscv: 0.7 -> 0.8 (#433413)

parents a3ad19a0 af6fce2f
Loading
Loading
Loading
Loading
+2 −0
Original line number Diff line number Diff line
@@ -186,6 +186,8 @@

- `hsd` has been upgraded to version 8. See [their changelog](https://github.com/handshake-org/hsd/blob/v8.0.0/docs/release-notes/release-notes-8.x.md) for important instructions before upgrading.

- `sail-riscv` 0.8 follows [upstream](https://github.com/riscv/sail-riscv/blob/7cc4620eb1a57bfe04832baccdcf5727e9459bd4/doc/ChangeLog.md) and provides only a single binary, `sail_riscv_sim`.

- `podofo` has been updated from `0.9.8` to `1.0.0`. These releases are by nature very incompatible due to major API changes. The legacy versions can be found under `podofo_0_10` and `podofo_0_9`.
  Changelog: https://github.com/podofo/podofo/blob/1.0.0/CHANGELOG.md, API-Migration-Guide: https://github.com/podofo/podofo/blob/1.0.0/API-MIGRATION.md.

+4 −15
Original line number Diff line number Diff line
@@ -7,19 +7,18 @@
  pkg-config,
  sail,
  ninja,
  zlib,
  z3,
}:

stdenv.mkDerivation rec {
  pname = "sail-riscv";
  version = "0.7";
  version = "0.8";

  src = fetchFromGitHub {
    owner = "riscv";
    repo = "sail-riscv";
    rev = version;
    hash = "sha256-Keu96+yHWUEFO3rRLvF7rzcJmF3y/V/uyK7TIFj0Xw0=";
    hash = "sha256-50ATe3DQcdyNOqP85mEMyEwxzpBOplzRN9ulaJNo9zo=";
  };

  nativeBuildInputs = [
@@ -30,22 +29,12 @@ stdenv.mkDerivation rec {
    sail
  ];
  buildInputs = [
    zlib
    gmp
  ];
  strictDeps = true;

  preBuild = ''
    ninja \
      riscv_sim_rv32d      \
      riscv_sim_rv32d_rvfi \
      riscv_sim_rv32f      \
      riscv_sim_rv32f_rvfi \
      riscv_sim_rv64d      \
      riscv_sim_rv64d_rvfi \
      riscv_sim_rv64f      \
      riscv_sim_rv64f_rvfi
  '';
  # sail-riscv 0.8 fails to install without compressed_changelog
  ninjaFlags = [ "compressed_changelog" ];

  meta = with lib; {
    homepage = "https://github.com/riscv/sail-riscv";