Commit fc8a7d88 authored by Bill Wendling's avatar Bill Wendling
Browse files

Approved by Evan.

$ svn merge -c 113576 https://llvm.org/svn/llvm-project/llvm/trunk
--- Merging r113576 into '.':
U    test/CodeGen/ARM/2007-01-19-InfiniteLoop.ll
U    lib/Target/ARM/ARMLoadStoreOptimizer.cpp

llvm-svn: 113583
parent b30b6bd8
Loading
Loading
Loading
Loading
+2 −1
Original line number Diff line number Diff line
@@ -458,9 +458,10 @@ static inline unsigned getLSMultipleTransferSize(MachineInstr *MI) {
  case ARM::t2STM:
  case ARM::VLDMS:
  case ARM::VSTMS:
    return (MI->getNumOperands() - 4) * 4;
  case ARM::VLDMD:
  case ARM::VSTMD:
    return (MI->getNumOperands() - 4) * 4;
    return (MI->getNumOperands() - 4) * 8;
  }
}

+5 −1
Original line number Diff line number Diff line
; RUN: llc < %s -march=arm -mattr=+v6,+vfp2
; RUN: llc < %s -march=arm -mattr=+v6,+vfp2 | FileCheck %s

@quant_coef = external global [6 x [4 x [4 x i32]]]		; <[6 x [4 x [4 x i32]]]*> [#uses=1]
@dequant_coef = external global [6 x [4 x [4 x i32]]]		; <[6 x [4 x [4 x i32]]]*> [#uses=1]
@A = external global [4 x [4 x i32]]		; <[4 x [4 x i32]]*> [#uses=1]

; CHECK: dct_luma_sp:
define fastcc i32 @dct_luma_sp(i32 %block_x, i32 %block_y, i32* %coeff_cost) {
entry:
; Make sure to use base-updating stores for saving callee-saved registers.
; CHECK-NOT: sub sp
; CHECK: vstmdb sp!
	%predicted_block = alloca [4 x [4 x i32]], align 4		; <[4 x [4 x i32]]*> [#uses=1]
	br label %cond_next489