Commit 7c5663d7 authored by Tom Stellard's avatar Tom Stellard
Browse files

Merging r227462: 

------------------------------------------------------------------------
r227462 | thomas.stellard | 2015-01-29 11:55:28 -0500 (Thu, 29 Jan 2015) | 2 lines

R600/SI: Remove stray debug statements

------------------------------------------------------------------------

llvm-svn: 227597
parent c83e92e0

llvm/lib/Target/R600/SIRegisterInfo.cpp

+1 −5
Original line number Diff line number Diff line
@@ -23,7 +23,6 @@ 
#include "llvm/IR/Function.h"

#include "llvm/IR/LLVMContext.h"



#include "llvm/Support/Debug.h"

using namespace llvm;



SIRegisterInfo::SIRegisterInfo(const AMDGPUSubtarget &st)
@@ -140,7 +139,6 @@ void SIRegisterInfo::buildScratchLoadStore(MachineBasicBlock::iterator MI, 
  unsigned Size = NumSubRegs * 4;



  if (!isUInt<12>(Offset + Size)) {

    dbgs() << "Offset scavenge\n";

    SOffset = RS->scavengeRegister(&AMDGPU::SGPR_32RegClass, MI, 0);

    if (SOffset == AMDGPU::NoRegister) {

      RanOutOfSGPRs = true;
@@ -235,10 +233,8 @@ void SIRegisterInfo::eliminateFrameIndex(MachineBasicBlock::iterator MI, 
           Ctx.emitError("Ran out of VGPRs for spilling SGPR");

        }



        if (isM0) {

          dbgs() << "Scavenge M0\n";

        if (isM0)

          SubReg = RS->scavengeRegister(&AMDGPU::SGPR_32RegClass, MI, 0);

        }



        BuildMI(*MBB, MI, DL, TII->get(AMDGPU::V_READLANE_B32), SubReg)

                .addReg(Spill.VGPR)