Commit 68b9f14f authored by Hans Wennborg's avatar Hans Wennborg
Browse files

Merging r296093 and r296260: 

------------------------------------------------------------------------
r296093 | ctopper | 2017-02-23 22:38:24 -0800 (Thu, 23 Feb 2017) | 1 line

[ExecutionDepsFix] Use range-based for loop. NFC
------------------------------------------------------------------------

------------------------------------------------------------------------
r296260 | ctopper | 2017-02-25 10:12:25 -0800 (Sat, 25 Feb 2017) | 18 lines

[ExecutionDepsFix] Don't make copies of LiveReg objects when collecting operands for soft instructions

Summary:
While collecting operands we make copies of the LiveReg objects which are stored in the LiveRegs array. If the instruction uses the same register multiple times we end up with multiple copies. Later we iterate through the collected list of LiveReg objects and merge DomainValues. In the process of doing this the merge function can change the contents of the original LiveReg object in the LiveRegs array, but not the copies that have been made. So when we get to the second usage of the register we end up seeing a stale copy of the LiveReg object.

To fix this I've stopped copying and now just store a pointer to the original LiveReg object. Another option might be to avoid adding the same register to the Regs array twice, but this approach seemed simpler.

The included test case exposes this bug due to an AVX-512 masked OR instruction using the same register for the passthru operand and one of the inputs to the OR operation.

Fixes PR30284.

Reviewers: RKSimon, stoklund, MatzeB, spatel, myatsina

Reviewed By: RKSimon

Subscribers: llvm-commits

Differential Revision: https://reviews.llvm.org/D30242
------------------------------------------------------------------------

llvm-svn: 296380
parent a20b011d

llvm/lib/CodeGen/ExecutionDepsFix.cpp

+9 −15
Original line number Diff line number Diff line
@@ -707,9 +707,8 @@ void ExeDepsFix::visitSoftInstr(MachineInstr *mi, unsigned mask) { 


  // Kill off any remaining uses that don't match available, and build a list of

  // incoming DomainValues that we want to merge.

  SmallVector<LiveReg, 4> Regs;

  for (SmallVectorImpl<int>::iterator i=used.begin(), e=used.end(); i!=e; ++i) {

    int rx = *i;

  SmallVector<const LiveReg *, 4> Regs;

  for (int rx : used) {

    assert(LiveRegs && "no space allocated for live registers");

    const LiveReg &LR = LiveRegs[rx];

    // This useless DomainValue could have been missed above.
@@ -718,16 +717,11 @@ void ExeDepsFix::visitSoftInstr(MachineInstr *mi, unsigned mask) { 
      continue;

    }

    // Sorted insertion.

    bool Inserted = false;

    for (SmallVectorImpl<LiveReg>::iterator i = Regs.begin(), e = Regs.end();

           i != e && !Inserted; ++i) {

      if (LR.Def < i->Def) {

        Inserted = true;

        Regs.insert(i, LR);

      }

    }

    if (!Inserted)

      Regs.push_back(LR);

    auto I = std::upper_bound(Regs.begin(), Regs.end(), &LR,

                              [](const LiveReg *LHS, const LiveReg *RHS) {

                                return LHS->Def < RHS->Def;

                              });

    Regs.insert(I, &LR);

  }



  // doms are now sorted in order of appearance. Try to merge them all, giving
@@ -735,14 +729,14 @@ void ExeDepsFix::visitSoftInstr(MachineInstr *mi, unsigned mask) { 
  DomainValue *dv = nullptr;

  while (!Regs.empty()) {

    if (!dv) {

      dv = Regs.pop_back_val().Value;

      dv = Regs.pop_back_val()->Value;

      // Force the first dv to match the current instruction.

      dv->AvailableDomains = dv->getCommonDomains(available);

      assert(dv->AvailableDomains && "Domain should have been filtered");

      continue;

    }



    DomainValue *Latest = Regs.pop_back_val().Value;

    DomainValue *Latest = Regs.pop_back_val()->Value;

    // Skip already merged values.

    if (Latest == dv || Latest->Next)

      continue;

llvm/test/CodeGen/X86/pr30284.ll

0 → 100644
+22 −0
Original line number Diff line number Diff line 
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py

; RUN: llc < %s -mtriple=i386-unknown-linux-gnu -mattr=avx512dq | FileCheck %s



define void @f_f___un_3C_unf_3E_un_3C_unf_3E_() {

; CHECK-LABEL: f_f___un_3C_unf_3E_un_3C_unf_3E_:

; CHECK:       # BB#0:

; CHECK-NEXT:    vmovapd 0, %zmm0

; CHECK-NEXT:    vmovapd 64, %zmm1

; CHECK-NEXT:    vmovapd {{.*#+}} zmm2 = [0,16,0,16,0,16,0,16,0,16,0,16,0,16,0,16]

; CHECK-NEXT:    kshiftrw $8, %k0, %k1

; CHECK-NEXT:    vorpd %zmm2, %zmm1, %zmm1 {%k1}

; CHECK-NEXT:    vorpd %zmm2, %zmm0, %zmm0 {%k1}

; CHECK-NEXT:    vmovapd %zmm0, 0

; CHECK-NEXT:    vmovapd %zmm1, 64

; CHECK-NEXT:    retl

  %a_load22 = load <16 x i64>, <16 x i64>* null, align 1

  %bitop = or <16 x i64> %a_load22, <i64 68719476736, i64 68719476736, i64 68719476736, i64 68719476736, i64 68719476736, i64 68719476736, i64 68719476736, i64 68719476736, i64 68719476736, i64 68719476736, i64 68719476736, i64 68719476736, i64 68719476736, i64 68719476736, i64 68719476736, i64 68719476736>

  %v.i = load <16 x i64>, <16 x i64>* null

  %v1.i41 = select <16 x i1> undef, <16 x i64> %bitop, <16 x i64> %v.i

  store <16 x i64> %v1.i41, <16 x i64>* null

  ret void

}