X

xilinx_opencl_makefile

Minimum working example to build FPGA designs using Vitis.