Skip to content

GitLab

Projects Groups Snippets

/

Help
Sign in

X xilinx_opencl_makefile
Project information
- Project information
- Activity
- Labels
- Members
Repository
- Repository
- Files
- Commits
- Branches
- Tags
- Contributors
- Graph
- Compare
- Locked Files
Issues 0
- Issues 0
- List
- Boards
- Service Desk
- Milestones
Merge requests 0
- Merge requests 0
CI/CD
- CI/CD
- Pipelines
- Jobs
- Schedules
Deployments
- Deployments
- Environments
- Releases
Packages and registries
- Packages and registries
- Package Registry
- Container Registry
- Infrastructure Registry
Monitor
- Monitor
- Incidents
Analytics
- Analytics
- Value stream
- CI/CD
- Code review
- Issue
- Repository
Wiki
- Wiki
Snippets
- Snippets
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards

Collapse sidebar

Cabrera, Anthony
xilinx_opencl_makefile

X

xilinx_opencl_makefile

Project ID: 8313

2 Commits
1 Branch
0 Tags
133 KB Project Storage

Minimum working example to build FPGA designs using Vitis.

Download source code

zip tar.gz tar.bz2 tar

Clone with SSH
Clone with HTTPS
Open in your IDE
Visual Studio Code (SSH)

Visual Studio Code (HTTPS)

IntelliJ IDEA (SSH)

IntelliJ IDEA (HTTPS)

Copy SSH clone URLgit@code.ornl.gov:93u/xilinx_opencl_makefile.git
Copy HTTPS clone URLhttps://code.ornl.gov/93u/xilinx_opencl_makefile.git

README